

A Current-mode PID Controller Using Voltage Differencing Gain Amplifiers

Jirawat Hirunporm¹ and Montree Siripruchyanun²

Department of Teacher Training in Electrical Engineering, Faculty of Technical Education,
King Mongkut's University of Technology North Bangkok, Bangkok, Thailand, 10800

Tel:+66-2-913-2500 Ext. 3328 Fax:+66-2-587-8255 Email : watt_ji@hotmail.com¹, montree.s@fte.kmutnb.ac.th²

Abstract—This paper presents an electronically tunable current-mode proportional-integral-derivative (PID) controller based on voltage differencing gain amplifier (VDGA). The circuit structure uses low component count consisting of 2 VDGA's and 2 capacitors, without any resistor, suitable to implement into integrated circuit. This PID controller is independently tunable with electronic method. The simulation results demonstrating the performances of the proposed PID controller are given by PSPICE. Additionally, a closed-loop system as an example is introduced. The closed loop feedback control system of PID controller and low pass filter has total power consumption approximately 5.6mW, at $\pm 1.5V$.

Keywords—VDGA, Current-mode circuit, PID controller, Independent tuning, Low component, Closed-loop system

I. INTRODUCTION

PID controllers are important parts in control engineering works, used in many areas such as signal processing, temperature control, speed motor control and etc. The equation of PID has three terms consisting of P meaning proportional term, I is integral term and D is derivative term. The PID controller has been growing developed based on different active devices [1]-[9]. From our literature review, we found that the PID controllers using current conveyors [1-2], operating transconductance amplifier (OTA) [3], second generation current controlled conveyor (CCCII) [4], second generation current conveyor (CCII) [5], current differencing buffered amplifier (CDBA) [6], differential difference current conveyor (DDCC) [7] employ many active and passive components. The PID controller using current controlled current differential buffer amplifiers (CCCDABAs) [8] use many active devices and have to use current splitter, which make circuit more complicated. The PID controller based on current feedback operational amplifier (CFOA) [9], Z-copy current follower transconductance amplifier (ZC-CFTA) [10] use only single active device and four passive elements. Unfortunately, they cannot be independently tunable. Recently, PID controller use the DDCC [11] was proposed. Even its parameters can be independently tuned, many of passive elements must be implemented.

Voltage differencing buffered amplifier (VDBA) was recently presented in many applications [12-13], it is an interesting active building block, since its can be electronically tuned current gain at port z by adjusting transconductance gain through external bias current. However, its voltage gain at w port cannot be adjusted. To extend workability, VDGA was introduced in 2013 [14]. The current gain at z port including the voltage gain at w port of the VDGA can be also electronically tunable via the transconductance gain through corresponding bias currents. With the mentioned features, it is very suitable for circuit design via microcontroller-based control for a smart application. The tendency of VDGA usage is being more popular, we have

investigated that the VDGA was applied in many circuit applications, for instance, in filter designs [14]-[15] and oscillator [16]. Until now, there is still no its application in controller circuits.

Presently, a current-mode circuit has been increasingly used to developed circuit design more popular than voltage-mode because the need of reducing a supply voltage of electronic apparatus to be a low voltage including low power architecture. Consequently, the current-mode technique is an alternative method appropriate for mentioned requirement. Moreover, the circuits designed with the current-mode technique have more several features. Examples of the mentioned advantages are larger dynamic range, higher bandwidth, lower power consumption, no need summing circuit and linearity and etc [17-21].

The objective of this article is to introduce a novel current-mode PID controller with minimum passive and active elements. Simultaneously, it still offers the advantage of independent/electronic tenability of gain P (K_P), gain I (K_I), and gain D (K_D) parameters via the relative bias currents of the VDGA's employ in the proposed circuit. The circuit structure consisted of only two VDGA's and two capacitors (one for floating capacitor and one for grounded capacitor), without using external resistor. The simulation result was carried out as well to illustrate the performance of the proposed controller, for example the frequency response, independent/electronic tenability and step response. Furthermore, the application and performance of the proposed VDGA-based PID controller in a closed-loop control system are also investigated, according to theory.

II. BASIC OF VDGA

A. The Concept of Voltage Differencing Gain Amplifier

The active building block used in the work is VDGA. We can control output i_z by adjusting bias current I_{BA} , control current gain i_x by adjusting I_{BB} and control voltage gain v_w by adjust ratio of I_{BB} and I_{BC} . The symbol, equivalent circuit and CMOS internal construction of the VDGA are shown in Fig. 1. Fig. 2 depicts a CMOS implementation of the VDGA. The characteristic of VDGA is depicted.

$$\begin{bmatrix} i_p \\ i_n \\ i_z \\ i_x \\ v_w \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 \\ g_{mA} & -g_{mA} & 0 & 0 & 0 \\ 0 & 0 & 0 & -g_{mB} & 0 \\ 0 & 0 & 0 & \frac{g_{mB}}{g_{mC}} & 0 \end{bmatrix} \begin{bmatrix} v_p \\ v_n \\ v_x \\ v_z \\ v_w \end{bmatrix}, \quad (1)$$

where g_{mA} , g_{mB} and g_{mC} are transconductance gain of VDGA with controllable by adjust bias current I_{BA} , I_{BB} and I_{BC} . The relation of each g_m is

$$g_{mk} = \left(\frac{g_{m1k}g_{m2k}}{g_{m1k} + g_{m2k}} \right) + \left(\frac{g_{m3k}g_{m4k}}{g_{m3k} + g_{m4k}} \right), \quad (2)$$

$$T_i = \frac{C_2}{g_{mC1}}, \quad (8)$$

$$\text{and} \quad T_d = \frac{g_{mC1}C_1}{g_{mA1}g_{mB1}}. \quad (9)$$

where k is the group of g_m ($k = A, B$ and C) and

$$g_{mik} = \sqrt{\frac{\mu C_{ox} W_i I_{Bik}}{L_i}}, \quad (3)$$

where μ is the effective carrier mobility, I_{Bik} is external DC bias current, C_{ox} is the gate-oxide capacitance per unit area, and W_i and L_i are the effective channel width and length of the transistor, respectively (where i is number of transistors = 1, 2, 3...9).

Let β be the ratio of the transconductances, where

$$\beta = \frac{v_w}{v_z} = \frac{g_{mB}}{g_{mC}}. \quad (4)$$

B. Proposed current-mode PID controller

The proposed current-mode PID controller is shown in Fig. 3(a), where its block diagram is depicted in Fig. 3(b). The proposed circuit consists of 2 VDGA and 2 capacitors. Generally, the transfer function of the proposed current-mode controller is

$$T(s) = \frac{I_{out}(s)}{I_{in}(s)} = K_p \left[1 + \frac{1}{sT_i} + sT_d \right], \quad (5)$$


where K_p is the proportional gain, T_i is the integral time, and T_d is the derivative time. From circuit analysis of the proposed circuit in Fig. 3(a), the transfer function of the proposed VDGA-based PID controller is obtained by

$$H_{PID}(s) = \frac{I_{out}(s)}{I_{in}(s)} = \frac{g_{mA2}}{g_{mC1}} \left[1 + \frac{g_{mC1}}{sC_2} + \frac{g_{mC1}sC_1}{g_{mA1}g_{mB1}} \right], \quad (6)$$


where

$$K_p = \frac{g_{mA2}}{g_{mC1}}, \quad (7)$$

From (6)-(9), the independently control parameters of the proposed PID controller can be achieved, as followed. Term of K_p can be tuned by adjusting g_{mA2} . T_i can be tuned to the required values by adjusting C_2 , lastly term of T_d by adjusting C_1 , g_{mA1} and g_{mB1} without effect the other terms. By the way, the proposed circuit can be electronically tuned of K_p , T_i and T_d gains, by first setting term of T_i with g_{mC1} , then setting term K_p with g_{mA1} and setting term of T_d with g_{mA1} and g_{mB1} .



(a) Symbol



(b) Equivalent circuit

Fig. 1. VDGA.




Fig. 2. CMOS implementation of the VDGA.




Fig. 3. Proposed new current-mode PID controller (a) Circuit structure (b) Block diagram.

III. NON IDEA AND SENSITIVITY

In this section, non-idea of the VDGA's will be considered. The characteristics of the VDGA terminal voltages and currents are modified to be

$$\begin{bmatrix} i_p \\ i_n \\ i_z \\ i_x \\ v_w \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 \\ \gamma_{A2}g_{mA2} & -\gamma_{A1}g_{mA1} & 0 & 0 & 0 \\ 0 & 0 & 0 & -\gamma_{B1}g_{mB1} & 0 \\ 0 & 0 & 0 & \frac{\gamma_{B2}g_{mB2}}{\gamma_{C1}g_{mC1}} & 0 \end{bmatrix} \begin{bmatrix} v_p \\ v_n \\ v_x \\ v_z \\ v_w \end{bmatrix}. \quad (10)$$

Transfer function with non-ideal consideration becomes to be

$$H_{PID}(s) = \frac{\gamma_{A2}g_{mA2}}{\gamma_{C1}g_{mC1}} \left[1 + \frac{\gamma_{C1}g_{mC1}}{sC_2} + \frac{\gamma_{C1}g_{mC1}sC_1}{\gamma_{A1}\gamma_{B1}g_{mA1}g_{mB1}} \right], \quad (11)$$

$$\text{where } K_p = \frac{\gamma_{A2}g_{mA2}}{\gamma_{C1}g_{mC1}} \quad (12)$$

$$T_i = \frac{C_2}{\gamma_{C1}g_{mC1}} \quad (13)$$

$$T_d = \frac{\gamma_{C1}g_{mC1}C_1}{\gamma_{A1}\gamma_{B1}g_{mA1}g_{mB1}}. \quad (14)$$

Thus, the sensitivities of the pretend PID controller are

$$S_{\gamma_{A2}}^{K_p} = S_{g_{mA2}}^{K_p} = 1, S_{\gamma_{C1}}^{K_p} = S_{g_{mC1}}^{K_p} = -1, \quad (15)$$

$$S_{C_2}^{T_i} = 1, S_{\gamma_{C1}}^{T_i} = S_{g_{mC1}}^{T_i} = -1, \quad (16)$$

$$S_{\gamma_{C1}}^{T_d} = S_{g_{mC1}}^{T_d} = S_{C_1}^{T_d} = 1, \quad (17)$$

$$\text{and } S_{\gamma_{A1}}^{T_d} = S_{\gamma_{B1}}^{T_d} = S_{g_{mA1}}^{T_d} = S_{g_{mB1}}^{T_d} = -1. \quad (18)$$

TABLE I. RATIO OF CMOS TRANSISTORS

Transistors	W (μm)	L (μm)
M _{11k} -M _{2k}	16.1	0.7
M _{3k} -M _{4k}	28	0.7
M _{5k}	7	0.7
M _{6k} -M _{7k}	8.5	0.7
M _{8k} -M _{9k}	21	0.7






Fig. 4. Open-loop frequency response.



(a) Frequency response



(b) Transient response

Fig. 5. K_p adjustment for different g_{mA2} (I_{BA2}).

IV. SIMULATION RESULTS

The PSPICE simulation program to show performances of the proposed VDGA-based current-mode PID controller are investigated. Fig. 2 is the CMOS internal implementation of the VDGA used in the simulation, where Table. 1 is the aspect ratio of the transistors using TSMC 0.35 μm [15].

Firstly, as an example, a design of open-loop PID controller by choosing $C_1 = 1\text{nF}$, $C_2 = 7.5\text{nF}$, $g_{mA2} \approx 380\mu\text{A/V}$ ($I_{BA2} = 40\mu\text{A}$), $g_{mA1} \approx 270\mu\text{A/V}$ ($I_{BA1} = 20\mu\text{A}$), $g_{mB1} \approx 270\mu\text{A/V}$ ($I_{BB1} = 20\mu\text{A}$), $g_{mC1} \approx 190\mu\text{A/V}$ ($I_{BC1} = 10\mu\text{A}$) and power supply of $\pm 1.5\text{V}$ is performed. From these parameters, it is found that $K_p \approx 2$, $T_i \approx 39.47 \times 10^{-6}\text{s}$ and $T_d \approx 2.6 \times 10^{-6}\text{s}$. The frequency response of open-loop operation compared to ideal frequency response is shown in Fig. 4.




Fig. 6. T_i adjustment for different C_2 .




Fig. 7. T_d adjustment for different g_{mA1} (I_{BA1}).

Additionally, the electronic controllability of current gain; K_p by adjusting g_{mA2} (I_{BA2}) is confirmed in Fig. 5, both in frequency response and transient response. Fig. 6 also depicts adjustability of T_i of the proposed PID controller by tuning C_2 . Lastly, the electronic tunability of T_d by adjusting g_{mA1} (I_{BA1}) in the PID controller is also investigated, shown in Fig. 7. By the way, the independently electronic controllability of all parameters in the proposed PID controller can be achieved by following procedure, firstly adjust g_{mC1} (I_{BC1}) to set T_i term, then assign K_p by adjusting g_{mA2} (I_{BA2}) and lastly set T_d by tuning g_{mA1} (I_{BA1}) and/or g_{mB1} (I_{BB1}).






Fig. 8. Closed-loop control system.



(a) VDGA based second-order low pass filter



(b) Block diagram

Fig. 9. A 2nd order current-mode low pass filter.

To investigate a practical workability of the proposed PID controller, a closed-loop system with a current-mode low pass filter, shown in Fig. 8, is setup. The current-mode second-order low pass filter (CM-LP) is shown in Fig. 9. Using routine analysis, the natural angular frequency (ω_O) and the quality factor (Q) of CM-LP are

$$\omega_O = \sqrt{\frac{\beta g_{mA}}{C_1 C_2 R_3}}, \quad (19)$$

$$Q = \frac{R_1}{R_1 + R_3} \sqrt{\frac{\beta g_{mA} C_1 R_3}{C_2}}. \quad (20)$$

The circuit parameters of the low pass filter in Fig. 9 are followed; $R_1 = R_2 = R_3 = 3\text{k}\Omega$, $I_{BA} = 80\mu\text{A}$, $I_{BB} = 80\mu\text{A}$, $I_{BC} = 10\mu\text{A}$ and $C_1 = C_2 = 1\text{nF}$. Taking a step input with $20\mu\text{A}$ with a $20\mu\text{s}$ rise time and take square wave with $10\mu\text{A}$. The following parameters of controller are assigned; $K_p = 3.6$, $T_i = 3 \times 10^{-6}\text{s}$ and $T_d = 0.75 \times 10^{-6}\text{s}$, where $I_{BA1} = 80\mu\text{A}$, $I_{BB1} = 80\mu\text{A}$, $I_{BC1} = 10\mu\text{A}$, $I_{BA2} = 160\mu\text{A}$, $I_{BB2} = I_{BC2} = 20\mu\text{A}$, $C_1 = 1\text{nF}$ and $C_2 = 0.6\text{nF}$. The transient responses of the closed-loop system for step and square wave input are shown in Fig. 10.




Fig. 10. Closed-loop system responses.

V. CONCLUSION

In this paper, a novel current mode PID controller using VDGA has been presented. The proposed PID controller only employs 2 VDGA and 2 capacitors. The PID controller parameters; gain K_P , K_I and K_D can be independently controlled with electronic method. The results of proposed circuit were confirmed the theoretical analysis by PSPICE simulation. The closed loop control system of PID controller and CM-LP has total power consumption approximately 5.6mW, at $\pm 1.5V$ power supply. As obtained performances, it is suitable for use of the proposed VDGA-based PID controller in a control system, especially in battery-powered devices.

REFERENCES

[1] C. Erdal, A. Toker and C. Acar, "A new proportional-integral-derivative (PID) controller realization by using current conveyors and calculating optimum parameter tolerances," *J Electrical & Electronic*, vol.1, pp. 267-273, 2001.

[2] E. Yuce, S. Tokat, A. Kizilkaya and O. Cicekoglu, "CCII-based PID controllers employing grounded passive components," *Int. J. Electron. Commun.(AEU)*, vol 60, pp. 399-403, 2006.

[3] E. Cevat, T. Ali, and A. Cevdet, "OTA-C based proportion-integral-derivative (PID) controller and calculating optimum parameter tolerances," *Turk J Elec Engin*, vol. 9, no. 2, pp. 189-198, 2001.

[4] C. Erdal, H. Kuntman, and S. Kafali, "A current controlled conveyor based proportional integral derivative(PID) controller," *J Electrical & Electronic engineering*, vol.4, pp. 1243-1248. 2004.

[5] S. Minaei, E. Yuce, S. Tokat, and O. Cicekoglu, "Simple realizations of current-mode and voltage-mode PID, PI and PD controllers," *IEEE ISIE 2005*, pp. 195-198, June 2005.

[6] A. U. Keskin, "Design of a PID controller circuit employing CDBAs," *Int J Electro Eng Edu*. pp. 48-56, January 2006.

[7] M. Kummern, "Voltage-mode PID controller using DDCCs and all-grounded passive components" *ICCAS 2013, Malaysia*, pp.13-16, 2013.

[8] S. Srisakultiew and M. Siripruchyanun, "A synthesis of electronically controllable current-mode PI, PD and PID controllers," *Circuits & Systems*, vol.4, pp.287-292, 2013.

[9] M. Sagbas, M. Koksak, and U. E. Aytin, "Design of dominantly proportional PID controller using a single commercially available active component," *Int. Conf. Tele&Signal (TSP)*, Rome, Italy, pp.429-430, 2013.

[10] W. Tangsrirat, "Voltage mode analog PID controller using a single z-copy current follower transconductance amplifier (ZC-CFTA)," *J. Microelectronics*, vol.45, pp.175-179, 2015.

[11] E. Yuce and H. Alpaslan, "DDCC+ based voltage-mode PID controller employing only grounded passive component," *Indian J. Eng. Mater. Sci.*, vol.23, pp.120-128., 2016.

[12] F. Kacar, A. Yesil, and A. Noori, "New CMOS realization of voltage differencing buffered amplifier and its biquad filter applications," *Radioengineering*, vol. 21, no. 1, pp. 333-339, 2012.

[13] R. Sotner, J. Jerabek, and N. Herencsar, "Voltage differencing buffered/inverted amplifiers and their applications for signal generation," *Radioengineering*, vol. 22, no. 2, pp. 490-504, 2013.

[14] J. Satansup and W. Tangsrirat, "CMOS realization of voltage differencing gain amplifier (VDGA) and its application to biquad filter," *Indian J. Eng. Mater. Sci.*, vol.20, no.6, pp.457-464, 2013.

[15] J. Satansup and W. Tangsrirat, "Single VDGA-based first-order allpass filter with electronically controllable passband gain," *Proc. Of the 7th ICITEE*, Chiang Mai, Thailand, pp. 106-109, 2015.

[16] O. Channumsin and W. Tangsrirat, "Sinusoidal quadrature oscillator using voltage differencing gain amplifiers (VDGAs)," *Proc. Of the 7th ICITEE*, Chiang Mai, Thailand, pp.118-121, 2015.

[17] B. Wilson, "Recent development in current conveyors and current mode circuits," *IEE Proceedings*, vVol. 137, Pt. G., pp.63-77, 1990.

[18] C. Toumazou, F.J. Lidgley, and D.G. Haigh, "Analog IC Design", *The current mode approach*, London, Peregrinus, 1990.

[19] H. Schmid, "Why the terms 'current mode' and 'voltage mode' neither divide nor qualify circuits," *IEEE ISCAS*, pp. II-29-II-32, 2002.

[20] S. Khucharoensin and V. Kasemsuwan, "High performance CMOS current-mode precision full-wave rectifier," *IEEE ISCAS*, pp. I-41-I-44, 2003.

[21] D. R. Bhaskar, V. K. Sharma, M. Monis, and S. M. I. Rizvi, "New current-mode universal biquad filter," *Microelectronics Journal*, vol. 30, pp. 837-839, 1999.